

U.S. Patent Application Serial No. 10/050,171
Amendment filed February 1, 2007
Reply to OA dated November 2, 2006

REMARKS

Claims 1-13, 15 and 20-23 are pending in the application. Claims 1-7 are withdrawn. Claims 8-13, 15 and 20 stand rejected. Claims 21-23 are objected to. Claims 9 and 21-23 have been amended in order to more particularly point out, and distinctly claim the subject matter to which the applicant regards as his invention. The applicant respectfully submits that no new matter has been added. It is believed that this Amendment is fully responsive to the Office Action dated **November 2, 2006.**

Allowable Subject Matter

Claims 21-23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claims and any intervening claims.

Claim 23 has been amended to include all the claim limitations of claim 15 and claim 15 has been canceled. Further, the claim limitations of claim 9 have been incorporated into claims 21 and 22.

Therefore, claims 21-23 are in condition for allowance.

U.S. Patent Application Serial No. 10/050,171
Amendment filed February 1, 2007
Reply to OA dated November 2, 2006

Claim Rejections Under 35 U.S.C. §103

Claims 8-13, 15 and 20 stand rejected under 35 U.S.C. §103(a) as being unpatentable over Harada et al. (U.S. 6,417,575 B2) in view of Lee et al. (U.S. 6,163,074).

The present invention is a semiconductor device having a pad capable of suppressing excess current concentration. As illustrated in Fig. 2a, the pad includes a large number of insulating regions (21a) in which specific ratios of dimensions are followed. For example, W1 corresponds to the width of the wiring portion (25). The pad is divided into three portions. A first frame area (27a) having a width of L1. A second frame area (27c) has a width L2 and contains several insulating regions (21a). A central area (27d) is contained in the middle of the pad and may contain a via hole. The width L1 of the first frame area (27 a) is equal to or wider than the distance between insulating regions (21a). As illustrated in Fig. 2A, the total width of pad (27) corresponds to $2 \times W_2 + n \times W_3$ as discussed on page 11, line 22 of the specification, W1 correspond to the distance L1 and W3 corresponds to the distance P2. As discussed in the example provided on page 12, lines 4-11, W1 is larger than the distance L1 and the ratio L1/W1 is 30 percent or higher.

Harada et al. describes a semiconductor device and method of manufacturing the same which includes a pad electrode and main electrode layer. This device includes a first interlayer insulating film (7) a first intra-layer insulating film (11). Please note that the pad portion of this device is wider than the wiring portion.

U.S. Patent Application Serial No. 10/050,171
Amendment filed February 1, 2007
Reply to OA dated November 2, 2006

Lee et al. describes a semiconductor device having a lower single-bodied conductive plug (930) and a lower island insulator (925I) as shown in figures 9 and 10. With this design a bonding pad having reduced cracking in an insulating layer is possible.

To overcome the rejection, claim 9 has been amended to include the limitation s previously recited in claim 12. Further, claim 9 recites that the first pad contained in the pad part of the recess has a continuous body which is not disclosed by the prior art.

In the office action the Examiner states “Lee et al. shows (Fig. 18) an alternate embodiment where a plurality of insulating regions (9251 or 9451) are disposed regularly and have a first pitch (space between the insulting regions). As seen from the drawings, the width of the first frame area (width between lines of outer periphery of pad 960 and outer periphery of the first outside insulating region 9451) is wider than the first period P of the insulating regions.”

It appears that the Examiner believes that the first period P is the space between the insulating regions. However, the Examiner’s understanding is incorrect. The first period P is defined by the distance P shown in Fig. 2A of the present application. The first period P is not equal to the distance P2. This definition of pf period P has been incorporated in claim 9.

Furthermore, it appears that the Examiner believes that the outer periphery of the pad is defined by the outer periphery of the pad 960. However, the Examiner’s understanding is incorrect. The upper surface of the pad and the upper surface of the insulating regions have the same level. As shown in Figs. 9 and 10 of Lee, the pad 960 is located above the upper surface of the insulating regions 9451. In Fig. 18 of Lee, the pad, the upper surface of which is the same level of the upper

U.S. Patent Application Serial No. 10/050,171
Amendment filed February 1, 2007
Reply to OA dated November 2, 2006

surface of the insulating regions 9451, corresponds to the region indicated by the reference number 950'. In the pattern shown in Fig. 18 of Lee, which is attached, the width of the first frame area is undoubtedly narrower than the first pitch.

Therefore, independent claim 9 patentably distinguish over the prior art relied upon, by reciting,

“A semiconductor device comprising: a semiconductor substrate; a first interlayer insulating film made of insulating material and formed on the semiconductor substrate; a first intra-layer insulating film made of insulating material and formed on the first interlayer insulating film, the first intra-layer insulating film being formed with a recess reaching a bottom of the first intra-layer insulating film, the recess having a pad part and a wiring part continuous with the pad part, the pad part having a width wider than a width of the wiring part, a plurality of insulating regions disposed on the bottom of the pad part, and the recess being formed so that the insulating regions are not disposed in a near wiring area superposed upon an extended area of the wiring part into the pad part, within a first frame area having as an outer periphery an outer periphery of the pad part and having a first width but disposed in a second frame area having as an outer periphery an inner periphery of the first frame area and having a second width; a first pad filled in the pad part of the recess; and a wiring filled in the wiring part of the recess, wherein upper surfaces of said first pad, said wiring and said insulating regions are on a same level, wherein said first pad contained in said pad part of said recess has a continuous body, wherein the insulating regions are disposed regularly in the second frame area along a first direction at a first period P, and a width of the first frame area along the first direction is equal to or wider than said first period P, wherein said first period P is a distance from one insulating region to another insulating region of said plurality of insulating regions including a width of said one insulating region..” (Emphasis Added)

Therefore, withdrawal of the rejection of claims 8-13, 15 and 20 under 35 U.S.C. §103(a) as being unpatentable over Harada et al. (U.S. 6,417,575 B2) in view of Lee et al. (U.S. 6,163,074) is respectfully requested.

U.S. Patent Application Serial No. 10/050,171
Amendment filed February 1, 2007
Reply to OA dated November 2, 2006

Conclusion

In view of the aforementioned amendments and accompanying remarks, claims 9 and 21-23, as amended, are in condition for allowance, which action, at an early date, is requested.

If, for any reason, it is felt that this application is not now in condition for allowance, the Examiner is requested to contact the applicant's undersigned attorney at the telephone number indicated below to arrange for an interview to expedite the disposition of this case.

In the event that this paper is not timely filed, the applicant respectfully petitions for an appropriate extension of time. Please charge any fees for such an extension of time and any other fees which may be due with respect to this paper, to Deposit Account No. 01-2340.

Respectfully submitted,

ARMSTRONG, KRATZ, QUINTOS,
HANSON & BROOKS, LLP



George N. Stevens
Attorney for Applicant
Reg. No. 36,938

GNS/bh
Atty. Docket No. **020029**
Suite 1000
1725 K Street, N.W.
Washington, D.C. 20006
(202) 659-2930



23850

PATENT TRADEMARK OFFICE